Politecnico di Torino Porto Institutional Repository [ Proceeding ] A Fault Injection Environment for Microprocessor - based Board

نویسندگان

  • M. Rebaudengo
  • M. Sonza Reorda
چکیده

Evaluating the faulty behavior of loiv-cost microprocessor-based boards is an increasingly important issue, due to their usage in nun2 safety critical systems. To address this issue. the paper describes a Software-implemented Fault Injection system based on the trace exception mode available in most microprocessors. The architecture of the complete Fault Injection environment is proposed, integrating modules for generating a fault list, for performing their injection and for gathering the results, respectively. Datu gathered from some sample benchmark applications are presented. The main advantages of the approach are low cost, good portabili5, and high efficiency.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Politecnico di Torino Porto Institutional Repository [ Proceeding ] Economical Benefits of Dispersed Trigeneration

Porto, the institutional repository of the Politecnico di Torino, is provided by the University Library and the IT-Services. The aim is to enable open access to all the world. Please share with us how this access benefits you. Your story matters.

متن کامل

Politecnico di Torino Porto Institutional Repository [ Proceeding ] Evolution of Test Programs Exploiting a FSM Processor Model

Microprocessor testing is becoming a challenging task, due to the increasing complexity of modern architectures. Nowadays, most architectures are tackled with a combination of scan chains and Software-Based Self-Test (SBST) methodologies. Among SBST techniques, evolutionary feedback-based ones prove effective in microprocessor testing: their main disadvantage, however, is the considerable time ...

متن کامل

Politecnico di Torino Porto Institutional Repository [ Proceeding ] A 22 n March Test for Realistic Static Linked Faults in SRAMs

Linked Faults are considered an interesting class of memory faults. Their capability of influencing the behavior of other faults causes the hiding of the fault effect and makes test algorithm design a very complex task. Although several March Tests have been developed for the wide memory faults spread, a few of them are able to detect linked faults. In the present paper March AB, a March Test t...

متن کامل

Politecnico di Torino Porto Institutional Repository [ Proceeding ] AFSM - based deterministic hardware TPG

This paper proposes a new approach for designing a cost-effective, on-chip, hardware pattern generator of deterministic test sequences. Given a pre-computed test pattern (obtained by an ATPG tool) with predetermined fault coverage, a hardware Test Pattern Generator (TPG) based on Autonomous Finite State Machines (AFSM) structure is synthesized to generate it. This new approach exploits “don’t c...

متن کامل

Politecnico di Torino Porto Institutional Repository [ Other ] Contribution to Case C 1 . 3 : Flat plate boundary layer

available at: https://www.grc.nasa.gov/hiocfd/workshop-results/ Case C1.3: Flat plate boundary layer Andrea Ferrero∗and Francesco Larocca† Department of Mechanical and Aerospace Engineering Politecnico di Torino, Italy

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2015